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ABSTRACT 
A general small-signal model for current-
programmed switching power stages is used for 
design-oriented analysis of a 150W buck regulator. 
The model, into which the current-programming 
minor feedback loop is absorbed, exposes the 
desired tendency towards "constant" output current. 
The regulator voltage loop remains the only 
explicit feedback loop, allowing the regulator 
closed-loop properties to be easily obtained from 
those of the open-loop current-programmed power 
stage. 
The design-oriented analytic results allow 
easy inference of the effects of element changes on 
the regulator performance functions. Results are 
obtained for the regulator line-to-output transfer 
function (audio susceptibility) and output 
impedance. 
1. INTRODUCTION 
Current-programmed switching power stages are 
becoming widely used in the power supply field 
because of several advantages they exhibit over 
conventional duty ratio programmed power stages 
[1,2]. Design of switching regulators from the 
control loop aspect is now well understood: small-
signal models for the power stage, and their use in 
design of the feedback loop, have gradually become 
familiar tools for design engineers over the last 
fifteen years. 
These well-known models and methods, however, 
are for duty ratio programmed power stages. 
Corresponding models for current-programmed power 
stages have appeared much more recently [3,4], and 
have been the subject of some controversy [5,6]. 
The purpose of this paper is to apply a 
particular small-signal model [6] of a current-
programmed power stage to the anlaysis and design 
of a 150W buck regulator. This is intended as an 
illustration of how the generalized model, 
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established once and for all, can be applied not 
only to the analysis but also to the design of 
practical regulators. 
Although the loop gain is of central 
importance, a regulator is not specified directly 
by its loop gain, but by its performance functions 
such as output impedance and line-to-output 
transfer function (audio susceptibility). 
Therefore, the objective of the analysis is to 
determine how the various component values affect 
these functions. Understanding of the physical 
significance of each analytic step is essential in 
choosing the numerous trade-offs that have to be 
made. This process and its objective, of course, 
are applicable to any design, and are central to 
the approach described as design-oriented analysis. 
Most of the numbers in the example 150W buck 
regulator are the same as those chosen by 
Schoneman and Mitchell [7] . This was done so that 
the performance functions determined here could be 
compared with those derived by Schoneman and 
Mitchell, who used an entirely different approach 
to the analysis. When all the numbers are the 
same, the performance functions obtained by the two 
approaches are, of course, also the same. In the 
example discussed here, however, one parameter is 
chosen differently (the gain of the error 
amplifier) to illustrate its effect on the results. 
The reasons leading to the choice of 
modelling approach are discussed in Section 2, and 
result in adoption of a canonical model that 
absorbs the current-programming minor feedback 
loop. In Section 3, this y-parameter canonical 
model is modified and simplified to apply 
specifically to the buck power stage of the example 
regulator. From this model, the power-stage 
control-to-output and line-to-output transfer 
functions and output impedance are immediately 
written down, and some comments are made regarding 
the effectiveness of the current-programming 
property. 
In section 4, the regulator voltage loop, 
which is now the only explicit feedback loop, is 
closed and the loop gain Τ and feedback factor 1+T 
are determined. The familiar properties of single-
loop feedback systems are then employed to find the 
regulator closed-loop output impedance Z o f and 
line-to-output transfer function A g f from their 
respective open-loop values. 
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Also in Section 4, the results for the 
regulator closed-loop properties are evaluated. 
Discussion of the results and of the 
significance of the design-oriented analysis 
approach is presented in Section 5. 
stage, which is inside the "major" voltage feedback 
loop via the error amplifier. One may define and 
analyze any loops or combinations of loops one 
wishes, each of which has its own "crossover 
frequency" and "phase margin" [6]; the results for 
the regulator performance functions should of 
course be the same regardless of the loop 
definitions. 
2. MODELLING APPROACH 
The circuit of the regulator with a current-
programmed buck power stage is shown in Fig. 1. 
The numbers, supplied to the author by private 
communication, are those used in an example by 
Schoneman and Mitchell [7]. 
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Fig. 1. Current - programmed buck regulator. 
Values of R& and Ca are later chosen to 
be 270k and 0.053μΡ. 
The buck power stage and the error amplifier 
with gain controlled by local feedback are 
conventional. The reference voltage V R is such 
that the steady state duty ratio is D - 0.5, which 
results in an output voltage V - 15V from a line 
voltage V g - 30V. With a load resistance R L-1 . 5 n , 
the output current is I - 10A for an output power 
of 150W. The switching frequency is f s - ω 8/2π -
25 kHz, for a switching period T 8 - l/f s - 40 ps. 
One choice is to consider the current and 
voltage loops to be in parallel around the power 
stage [4,5]; this has the advantage that the 
familiar state-space averaged canonical model of 
the power stage under duty ratio programming [8] 
can be employed, but the disadvantage that the 
distinction between the current and voltage loops 
is lost. Since the two loops are employed for 
different purposes, loss of separation obscures the 
design criteria. 
Another choice is to consider the current 
loop separately, and to find a canonical model that 
represents overall transfer functions of the 
current-programmed power stage around which the 
regulator voltage loop is closed. This approach, 
recommended in [6], has the advantage that design 
and optimization of the voltage loop proceeds in 
the same way as for a duty ratio programmed power 
stage; there is merely a different canonical model 
for the current-programmed power stage, whose 
contrasting properties are already explicitly 
exposed in the model. Another advantage of this 
approach is that the analysis of the current loop 
is done once and for all, and represented by its 
canonical model; thereafter, design of any 
regulator requires consideration only of the 
voltage loop. This is the approach that will be 
adopted here. 
Development of a generalized canonical model 
for the basic current-programmed buck, boost, and 
buck-boost power stages has been described in [6] . 
This becomes the starting point for the design-
oriented analysis for the buck regulator of Fig. 1. 
2.2 Current-Programmed Buck Converter 
Canonical Model 
The canonical small-signal model for current-
Cur rent -programming is implemented by R s, 
which senses the switch current in the ON 
condition. The resulting sensed voltage is 
multiplied by N, and a stabilizing ramp of peak 
value 2.0V is added before comparison with the 
control signal from the error amplifier. The 
operation of the current-programming feature and 
the purpose of the stabilizing ramp have been well 
documented [1,6]. 
2.1 Choice of Feedback Loops 
Current-programming establishes a local 
"minor" current feedback loop around the power 
Fig. 2. Generalized small-signal y-parameter 
model for a current-programmed power 
stage. The current-programming minor 
feedback loop around the power stage is 
absorbed in, and therefore is implicit 
in, the model. There are two inputs, 
the small-signal control voltage v c 
and line voltage v g . 
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programmed pwm converters operated in the 
continuous conduction mode is shown in Fig. 2. 
This y-parameter model, and a table of expressions 
for the element values for the buck, boost, and 
buck-boost converters, were presented in [6]. 
For the buck converter, the subject of this 
paper, the expressions for the six elements in the 
model of Fig. 2 are: 
sD/C 
C 2 D 1 + ΟΓΑΓ 
912 1 + 
rlc 
1 + 
sL 
f ω 
c 
2 S / C l 
c,D Z 1 + Γ-
Χ ω /π 
'11 1 + 
y21 
D(nD'-l) 
KR 1 + 
y2c 
R^ 1 + — f ω 
c 
nD' - D 1 
y22 
KR 1 + 
(1) 
η - 1 + 2M C/M! (3) 
Here, the ramp reaches a peak voltage V p during a 
switching period T s , so the equivalent current 
slope is M c - V p / T 8 R f - 2.0/(40x0.10) - 0.5Α/με. 
The inductor current slope during the switch 0N-
time, when the inductor is connected between line 
and output, is M 1-(V g-V)/L 15/40 
Hence, η - 1 + 2 x 0.5/0.375 - 3.67. 
0.375Α/μ
δ
. 
The purpose of the stabilizing ramp is to 
extend the range of stability of the current-
programmed power stage beyond the value D m a x - 0.5 
that exists in the absence of a ramp (η - 1 ) . As 
shown in [6] , in the presence of a ramp D m a x / ( 1 -
D m a x ) - n, so D m a x - n/(l+n). 
η - 3.67 so I 
- 3.67/4.67 
In the present case 
» 0.786, which means 
that the minimum line voltage for which regulation 
of the output voltage V - 15V can be maintained is 
V / D m a x - 15/0.786 - 19.1V. 
It is also shown in [6] that if the 
stabilizing ramp slope M c equal the slope M 2 of 
the inductor current during the switch OFF-time, 
then any disturbance from the equilibrium duty 
ratio is eliminated in one switching period; the 
value η - n x corresponding to M c - M 2 is n x -
(1+D)/(1-D) - 3 for D - 0.5. In the present buck 
converter example, η - 3.67 so M c exceeds M 2 , and 
in this sense the converter is "over-stabilized." 
where 
C l * 1 
nD' - 1 
= 1 
nD* - D 
Κ 
(2) 
The frequency ω 0 , which appears as a pole in 
all six y-parameters, is given by 
TrnD' 
- 2π 
25 
πχ3.67χ0.5 
(2π)4.34kHz (4) 
The model of Fig. 2 and the above expressions 
represent the part of Fig. 1 designated the "power 
stage," that is, excluding the load resistance R L 
and the load capacitance C and its associated esr. 
Also, the parasitic resistances within the power 
stage are neglected, which means that R s is 
accounted for- solely as a current sensing device 
and its voltage drop in the power stage is ignored. 
The dc output voltage V in Fig. 1 is determined by 
two inputs, the line voltage V g and the control 
voltage V c . Similarly, in the small-signal model 
of Fig. 2, the small-signal output voltage ν is 
determined by the corresponding two small-signal 
inputs v g and v c . 
There are several parameters in the 
expressions for the element values in addition to 
those that are explicit in Fig. 1. These are 
defined and evaluated below, along with a review of 
their significance in the operation of the current-
programmed converter. 
The current sensing function is represented 
by R f, which is the ratio of the voltage presented 
to the comparator to the switch current (that is, 
the inductor current), that is being sensed. 
Because of the gain factor Ν in Fig. 1, the 
effective value of R f is R f - NR S - 5x0.02 - 0.10Ω. 
The numerical parameter η relates the 
equivalent current slope M c of the stabilizing ramp 
to the slope M x of the inductor current during the 
switch ON-time: 
In [6], ω 0 is identified as the crossover frequency 
of the loop gain of the minor current loop. This 
parameter represents the only visible evidence of 
the current feedback loop after the feedback 
effects have been absorbed into the y-parameter 
model of Fig. 2. 
The resistance 
parameter" defined as 
R is an "operating point 
R -
dc output voltage V 15 
dc output current I 10 
1.5Ω (5) 
If the load on the regulator is a pure resistance 
R L , as in the present example, then R - R L 
numerically. However, the distinction in symbols 
will be retained as a reminder that R and R L are 
conceptually different; R is a parameter contained 
in the model of the power stage, whereas R L is an 
external element. The distinction is important 
when the load contains a constant current component 
and/or becomes complex. 
Finally, Κ is a "conduction parameter" 
defined as 
2L 2 x 40 
As discussed in [6] , the low-frequency loop gain of 
the current-programmed minor feedback loop is 
proportional to K, and Κ is the same conduction 
parameter that appears in the canonical model for a 
duty ratio programmed power stage in discontinuous 
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conduction mode. Here, it appears in the model for 
a current-programmed power stage in continuous 
conduction mode, and must exceed a certain critical 
value K( c r i t if the discontinuous conduction mode is 
to be avoided. 
It is shown in [9] that, for a buck 
converter, K c r i t - D'. In the present example of 
Fig. 1, D - 0.5 so K c r i t - 0.5. From Eqs. (5) and 
(6), there is a corresponding minimum value I m i n of 
dc load current: 
VT S 
^min Œ K c r i t 
15 x 40 
2 x 40 
0.5 - 3.75A 
(7) 
The corresponding maximum load resistance (again, 
for a pure resistance load), is 
R t n a x " 
15 
3.75 
- 4Ω (8) 
If the operating conditions of Fig. 1 represent 
full load power of 150W at I - 10A, the minimum 
load power to avoid discontinuous conduction is 
3.75A x 15V- 56W, or about 38% of full load power. 
'12 
'lc 
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2 ω /π 
1 + 
1 + 
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ω L 
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ω L 
c 
( H ) 
(1 - D/nD')R 
ω L 
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3. CURRENT - PROGRAMMED BUCK REGULATOR OPEN 
LOOP PROPERTIES 
3.1 Modified v-Parameter Model 
The y-parameter expressions of Eqs. (1) can 
be put into a somewhat more convenient form by 
elimination of the parameter Κ in favor of the 
power stage inductance L, by Eqs. (4) and (6): 
KR 
o c L (9) 
nD' 
For example, 
Y22 » 
y22 c a n D e written 
/il
 + -
L - D/nD7 [ ω 
(10) 
The physical interpretation of o c L - 2π x 4.34 χ 
0.04 « 1.09Ω is that it is the reactance of the 
power stage inductance at the current loop gain 
crossover frequency. 
It follows from Eq. (10) that l/yzi consists 
of a resistance in series with an inductance. 
However, in the regulator circuit of Fig. 1 I/V22» 
which is the output impedance of the power stage, 
is paralleled by C and R L. As a consequence, the 
inductive component of y 2 2 can be neglected because 
at frequencies where it becomes significant in y 2 2 , 
the total parallel impedance is dominated by C. 
Hence (because of the way the power stage is 
loaded), l/y 2 2 « ω 0L/(l-D/nD') - 1.09/0.727 -
1.50Ω. 
Replacement of factors in Κ by <<>CL, according 
to Eq. (9), in the other y-parameters allows Eqs. 
(1) to be rewritten in the following forms: 
Figure 3 shows the small-signal model of the 
current-programmed boost regulator of Fig. 1, 
incorporating the modifications already discussed. 
Since the regulator input properties seen by the 
line are not discussed in this paper, the input 
half of the y-parameter model is omitted; only the 
output half is needed to derive the loop gain, 
output impedance, and line-to-output transfer 
function. For convenience in application of this 
inductance negligible 
-y2.vg 
y2cv 
nD 
current- programmed 
buck power stage 
load 
error amplifier 
Fig. 3. Small-signal model of the circuit of 
Fig. 1. The y-parameter model of Fig. 2 
is modified and simplified for the buck 
converter, and the input half is 
omitted. The voltage minor feedback 
loop around the error amplifier is 
absorbed in, and therefore is implicit 
in, the model represented by the gain 
block A1 . Only the voltage major 
feedback loop remains explicit. 
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model, the numerical values already obtained are 
summarized below. 
D - 0 . Rf - 0 1 0 Ω ( 1 3 ) 
C - 2 7 0 0 M F R « R L « 1 5 Ω ( 1 4 ) 
- 4.34kHz ^ C L - 1 0 9 Ω ( 1 5 ) 
3.2 Open-Loop Transfer Functions A c . 
A c . and ΖΌ 
The switch shown in Fig. 3 is introduced 
merely to permit separation between the open-loop 
and closed-loop properties. Three small-signal 
functions of the open-loop loaded power stage are 
of interest: the control-to-output transfer 
function A c • v/v c, the line-to-output transfer 
function (audio susceptibility) A g « v/v g, and 
the output impedance (including the load) Z 0 . 
These functions are easily written down directly 
from the model of Fig. 3, and evaluated with use of 
Eqs. (13) through (15): 
1 
A c A c m (1 + s/WpXl + s/u>c) 
( 1 6 ) 
where 
o e L 
D/nD'I 
Rf 
7.5 - 17.5dB 
0.10 
10 J 
-D/nD'|| 
- (2π)79Ηζ 
0.75 x 2.7 
A 8 " V
 ( 1 + s / w ) ( 1 + S / W c ) 
(17) 
(18) 
(19) 
where 
D(l-l/nD') Γ u>cL λ 
Km - ~ h—-, Rl - 0.21x0.75 
8
 <ocL [l-D/nD' LJ 
Z 0 " Ron 
0.16 - -16dB 
1 
1 + — 
where 
Roa 
<*>CL 
1-D/nD' 
R L - 0 . 7 5 Ω - > - 2 ^ Β ref.lil 
(20) 
(21) 
(22) 
These three functions are sketched in magnitude-
asymptote form in Fig. 4. 
3.3 Remarks on the Effectiveness of 
Current Programming 
It is worth pausing here to review the form 
of Fig. 3 and its significance. 
In accordance with the preferred 
approach outlined in Section 2.1, the regulator 
voltage feedback loop is explicitly exposed, while 
20 Acm=7.5=> !7.5dB 
Ι0Ώ. 
Fig. 4. Magnitude vs. frequency asymptotes of 
the open-loop loaded power stage 
transfer functions control-to-output A c 
s v/vc > line-to-output A g • 
v/v g, and output impedance ZQ , from 
the model of Fig. 3. 
the current feedback loop has been absorbed into 
the model representing the overall properties of 
the current-programmed power stage. One of the 
advantages of this form is that the properties of 
the current-programmed power stage are immediately 
visible, which is why the three functions A c , A g , 
and Z 0 could be written directly by inspection of 
the model. 
Also, it can be seen how well the current 
programming does its intended job of making the 
output current "constant." What this objective 
really means is that the output current should be 
represented in the model by a current generator 
proportional to the control voltage v c . It is 
seen that such a current generator (the y 2 c 
generator) is indeed present, but that the output 
current is not equal to it because the output 
resistance is not infinite. The output resistance 
is o cL/( 1-D/nD' ) and, as shown in [6], the 
denominator only goes to zero in the limit of 
instability when η -» D/D' . Therefore, the output 
resistance can only go to infinity if either the 
switching frequency or the inductance goes to 
infinity, a limit that corresponds to infinite loop 
gain of the current minor feedback loop [6] . The 
actual value of the output resistance o cL/(l-
D/nD'), in the present example, is 1.5Ω, and not at 
all large, consistent with the point made in [6] 
that the low-frequency current loop gain is not 
large. 
Finally, the current generator y 2 C v c itself 
in Fig. 3 fails to "program" its current at higher 
frequencies, because of the pole ω 0 . As already 
mentioned, this pole is the crossover frequency of 
the current loop gain, that is, the frequency above 
which the current-programming ceases to function at 
7 
all. Consequently, the control-to-output transfer 
function A c given by Eq. (16) contains not only the 
dominant pole ω
ρ
 (commonly thought to be the "only 
corner frequency" in this function), but also a 
second pole ω 0 , as shown graphically in Fig. 4. 
Were it not for these "shortcomings" of the 
current feedback loop, the y 2 c v c current 
generator in Fig. 3 would be 1/Rf , and this would 
also be the output current, so that the output 
current would ideally be programmed to be equal to 
(1/R f)v c. 
Thus R f, the effective current sense 
resistance, sets the control voltage to output 
current gain, and therefore appears as an explicit 
(reciprocal) factor in the control voltage to 
output voltage transfer function given by Eqs. (16) 
and (17). This transfer function implicitly 
applies to the power stage with the minor current-
programming feedback loop closed, just as the gain 
block labeled A x in Fig. 3 applies to the error 
amplifier with its minor voltage feedback loop 
closed. 
In this way, the various feedback loops are 
accounted for in an orderly fashion, and in the 
model of Fig. 3 only the regulator major voltage 
feedback loop remains to be considered. This is 
done in the familiar manner used for conventional 
"single-loop" regulators, the only difference being 
the incorporation of a different canonical model 
for the power stage. 
4. CURRENT - PROGRAMMED BUCK REGULATOR CLOSED-LOOP 
PROPERTIES 
The model of Fig. 3 contains all the 
information necessary for establishment of the 
major voltage loop gain and the regulator closed-
loop output impedance Z o f and line-to-output 
transfer function A g f . 
4.1 Loop Gain T. Phase Margin <&M. and 
Feedback Factor 1+T 
h 40 
T m s A l m A c m S 2 l . 3 = î > 2 6 . 5 d B 
20 
f v c = 1.67 kHz 
h - 2 0 
dB 
- 4 0 
10 Hz 
I 
Fig. 5 . Placement of the loop gain crossover 
frequency f v c at 3.43kHz, by appropriate 
choice of the midband loop gain Tm, and 
hence of the error amplifier gain Alm. 
(25) 
The value of A l m must be chosen so that 
crossover occurs below the pole o>c , because 
otherwise the phase margin would be too small. 
Obviously, one wishes to place the crossover 
frequency as high as possible in order to get the 
widest bandwidth over which the benefits of 
feedback are realized. 
Where shall the loop gain crossover frequency 
£
 be placed? Let us try putting f v c at about 
say one-third of the pole frequency f c - 3.°34kHz, 
- 1.67kHz. 
The resulting phase margin φ
Μ
 of the voltage 
loop gain is 180° minus the sum of the lag 
contributions from the poles at f p and f c: 
_ x 1670 
Φ
Μ
 - 180 tan" 
180 - (87' 
79 
+ 21°) 
+ tan 
72< 
-1 1.67] 
4.34J 
(26) 
The voltage loop gain Τ is simply the product 
of the error amplifier gain A x and the control-to-
output transfer function A c of the loaded power 
stage : 
Τ = A X A C (23) 
If A x is a constant A l m , the loop gain is merely a 
vertical scaling of the function A c with its 
various corner frequencies. This is the same as 
saying that the value of A l m determines not only 
the midband loop gain T m as 
T m « A l m A c m (24) 
but also the loop gain crossover frequency f v c -
ω
ν < ;/2π, the frequency where the magnitude of Τ 
crosses the zero dB axis, as shown in Fig. 5. By 
the geometry of the graph, 
This is an acceptable phase margin, so we can adopt 
the crossover frequency f v c - 1.67kHz,and use Eq. 
(25) to find the corresponding midband loop gain as 
T m - fvc/fp " 1670/79 - 21.3 - 26.5dB. From Eq. 
(24), the required value of the error amplifier 
gain is A l m - T n/A c i n - 21.3/7.5 - 2.84 - 9.1dB. 
The error amplifier is actually an opamp with 
local feedback to set its overall gain A x , and 
hence the crossover frequency of the regulator 
major voltage loop. Since only 9.1dB of gain is 
required, most of the available opamp gain is 
wasted. However, the lost gain can be recovered, 
for frequencies sufficiently far below the 
regulator loop crossover frequency, by placing an 
"inverted zero" ω
λ
 in the error amplifier gain 
function: 
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From the circuit in Fig. 1, 
Ai« - Ra/Rb 
1 
(27) 
Also, the regulator voltage loop crossover 
frequency is, from Eqs. (18) and (25), 
A l * 
Rf c 
6 2.84x10 
0.10x2700 
- (2?r)l.67kHz 
(35) 
(36) 
The zero ω1 is open to choice; let us make ωλ/2π -
f x - 11Hz. Since A l m is already set at 2.84 and R b 
- 95.3k is specified, the required values of R a and 
C a are: 
Ra " A l m R b - 2.84 x 95.3 - 270k (30) 
10 -3 
2ir x 11 x 270 
- 0.053MF (31) 
The final designed loop gain Τ is shown in 
Fig. 6. The inverted zero at fx - 11Hz contributes 
a small additional phase lag tan" 1 (11/1670) - 0.4° 
at the crossover frequency f v c - 1.67 kHz, 
resulting in a negligible reduction in the original 
phase margin φ
κ
 - 72°. 
( l * T m ) f p - - T J 2 - f v e 
» 1.67 kHz 
Fig. 6. Construction of the feedback factor 1+T 
from the loop gain Τ, after the inverted 
zero chosen to be at fx - 11Hz has been 
introduced into T, for minimum load 
resistance RL - R - 1.5Ω. 
The expression for the final regulator 
voltage loop gain, by incorporation of Eqs. (16) 
and (27) into (23), is 
1 + 
Τ - Τ, 
s 
" K I M (32) 
where 
T m - A l m A c m - A l œ 
<«>CL 
1-D/nD' 
- 21.3 -> 26.5dB 
(33) 
(34) 
The above numerical results for T m and <*>vm of 
course confirm the values that led to choice of A l m 
in the first place. To complete the summary of 
analytical and numerical results, the expressions 
and numbers for the corner frequencies are repeated 
below: 
(l-D/nD' R l ) ( 
- (2π)79Ηζ 
- (2π)4.34kHz 
(37) 
(38) 
One of the most important advantages of the 
adopted modelling approach is that the properties 
of the current-programmed power stage are already 
explicit before the regulator major voltage loop is 
considered. The direct result of this approach is 
that the regulator closed-loop properties can be 
found from the open-loop properties by the familiar 
formulas for single-loop systems. 
In particular, the regulator closed-loop 
output impedance Z o f and line-to-output transfer 
functions A g f are given in terms of their 
respective open-loop values Z 0 and A g by 
1 + T 
A g 
(39) 
(40) 
1 + T 
where Τ is the regulator major voltage loop gain 
given by Eqs. (32) through (38). 
Only one additional calculation is required, 
which is to find the feedback factor 1+T from the 
known T. This can be done very easily, to a 
sufficient degree of accuracy, by a semigraphical 
technique. 
A S shown in Fig. 6, 1+T can be constructed by 
drawing the asymptotes for 1+T just above those of 
Τ for frequencies below the crossover f v c„ 
However, beyond crossover, Τ is much less than 
unity, so 1 + Τ « 1 or OdB. All that remains is 
to identify the corner frequencies of 1+T. The 
inverted zero and the lowest pole £ p are the 
same as those in T; the new zero, by the geometry 
of the asymptotes, is (1 + T m ) f p or (1 + T m ) f v c / T m . 
Hence, the factored pole-zero expression for 1+T 
can be written by inspection of the asymptotes as 
1+T - (1+T m) 
[ s J l (1+T. K.J 
I s 
1 + — 
(41) 
9 
(28) 
(29) 
It is to be noted that if Eq. (32) for Τ were 
substituted into 1+T and the pole-zero factors 
found algebraically, a cubic equation would have to 
be solved. With appropriate approximation,, the 
result of Eq. (41) would be obtained. 
4.2 Closed-Loop Transfer Functions Z o f 
and A £ f for Maximum Load 
The regulator closed-loop output impedance 
Z o f can now be found from substitution of Eqs. (21) 
and (41) into (39): 
il + ±\ 1 + - i ï 1 
l s J [ (l+T m)av c J 
(42) 
w h e r e 
R o f m 
Rpm
 =
 I'm Rpm 
1+T m " 1+T m T m 
T r o R £ _i 
1+T m A M m 
21.3 0.10 
1+T m o v c C 
0.034Ω 
22.3 2.84 
(43) 
Although the algebra is simple, more insight is 
gained into the above result if the process is 
conducted graphically. In Fig. 7, the magnitude 
asymptotes for Z Q and 1+T are shown; their 
difference gives Z 0/(l+T) - Z o f . 
The same graphical process can be used to 
find the regulator closed-loop line-to-output 
100 Ω 
Ι0Ω 
0 . Ι Ω A 
o.oi Ω π 
Fig. 7. Construction of the closed-loop output 
impedance Z o f from its open-loop value 
ZQ and the feedback factor 1+T, 
according to Z o f - ZQ/(1+T), for RL - R 
- 1.5Ω. 
transfer function. Figure 8 shows the magnitude 
asymptotes of A g and 1+T from Eqs. (19) and (41); 
their difference gives A g/(1+T) 
Analytically, the result is 
*gf · 
l+T m =22.3 
^A g m =O. I6=> l6dB 
-20 
dB f,= IIHz 
10Hz 
f u r = 1.67 kHz 
r =4.34 kHz 
= 0.0070 = > - 43d Β 
IkHz 
I 
Fig. 8. Construction of the closed-loop line-to-
output transfer function A g f from its 
open-loop value A g and the feedback 
factor 1+T, according to A g f - As/(1+T) 
for RL - R « 1.5Ω. 
A g f • A g f m 
[χ
 + ÏL] f — i î — 1 il + S-} 
(44) 
where 
A
 a
 A 5 m « T m ^ML 
8 f m
 1+T m 1+T m T m 
^ _ T m _ D(l-l/nD')R 
" 1+T m A l m W c L 
T m Dd-l/nD') 1 
1+T m œcL a > v c C 
21.3 0.5x0.455x0.10 
22.3 2.84x1.09 
0.0070 - -43dB (45) 
5. SIGNIFICANCE AND INTERPRETATION OF THE 
DESIGN-ORIENTED ANALYSIS 
Analysis is only one of the tools used in 
design, and analysis is only useful if its results 
can be used in reverse to select element values in 
order to achieve certain performance results, 
namely, to meet the specifications. 
The interpretation of the analytic results 
obtained above, discussed in this section, is 
indispensable if full value is to be obtained from 
the analysis. This is, after all, the whole 
purpose of the "design-oriented analysis" approach. 
The most important aspects of the analytic 
results are the loop gain crossover frequency and 
the midband (maximum) values of the closed-loop 
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output impedance and line-to-output transfer 
function, and how they vary from minimum to maximum 
load resistance, and from minimum to maximum line 
voltage. The load resistance R L enters the 
equations directly, and also indirectly through the 
operating point parameter R, which for a purely 
resistive load is numerically equal to R L. In this 
example of the buck regulator, the minimum value is 
R - R L « 1.5Ω (maximum power out of 150W), and the 
maximum value is R - R L - 4Ω (minimum power out of 
56W), as discussed in Section 2.2. The minimum 
line voltage, also discussed in Section 2.2, is 
19.1V. The line voltage enters the equations 
through the duty ratio D needed to maintain the 
regulated output voltage V - 15V. 
Although the midband loop gain T m , by Eq. 
(33), varies quite strongly with both D and R L, the 
crossover frequency ω
ν ο
 - A l m / R f C , by Eq. (35), is 
independent of both line and load. This is because 
the dominant pole ω
ρ
, Eq. (37), varies inversely 
with Tffl as the same function of D and R L through 
the common factor [u>cL/(l-D/nD' ) ] ||RL . It is, of 
course, desirable to have a crossover frequency 
that changes little, if at all, with operating 
conditions. 
On the other hand, the midband loop gain T m 
itself does not have any particular significance 
because it is explicit only over the narrow 
frequency range between the inverted zero ω1 and 
the dominant pole ω
ρ
. The final pole ω 0 in the 
loop gain, Eq. (4), is also independent of load, 
but does depend on line voltage. 
The feedback factor 1+T essentially follows Τ 
until it levels out at unity at the zero 
(1+T m)a> v c/T m. The midband loop gain is 
sufficiently high that (1+T m)/T m « 1 and so 1+T 
levels out at essentially the crossover frequency 
f v c - 4.34 kHz. 
The closed-loop output impedance Z o f is its 
open-loop value divided by the feedback factor, 
which results in Eq. (42). Since the loop gain 
goes away at the crossover frequency, the closed-
loop output impedance is essentially equal to its 
open-loop value beyond ω
ν ο
 ; since its open-loop 
value is dominated by the load capacitance C, the 
midband (maximum) closed-loop value R 0 f m is equal 
to the load capacitance reactance at the frequency 
(1+T m)u> v c/T m, as seen from Eq. (43). The closed-
loop output impedance drops below R 0 fm a t 
decreasing frequencies below ω
χ
 because the error 
amplifier gain increases, and so the loop gain 
increases faster than the capacitance reactance. 
The most significant consequence of these 
points is that the closed-loop output impedance Z o f 
is independent of load R L (and of the operating 
point parameter R ) , to the extent that (1+T m)/T m ^ 
1. 
Very similar remarks may be made concerning 
the closed-loop line-to-output transfer function 
A g f of Eq. (44), which is also equal to its open-
loop value divided by the feedback factor. The 
midband (maximum) closed-loop value A g f m is equal 
to its open-loop value at the frequency 
(1+T m)a> v c/T m , as seen from Eq. ( ) . As in the case 
of the output impedance, this maximum value does 
not depend on the operating point parameter R. 
Some further points can be made regarding the 
design choices. The central importance of the loop 
gain crossover frequency has been emphasized: it 
determines the midband value of the closed-loop 
output impedance and of the line-to-output transfer 
function, and the pole above which they fall off. 
Clearly, it is desirable to have as high a 
crossover frequency f v c as possible, limited by its 
encroachment on the second pole a>c of the power 
stage and consequent reduction of phase margin. 
The other frequency of salient importance is 
the error amplifier inverted zero at f x . It is 
desirable to have f1 as high as possible in order 
to make as narrow as possible the frequency over 
which the closed-loop output impedance and line-to-
output transfer function have their maximum values 
(Figs. 8 ) . The limiting factor is again phase 
margin; a higher f x reduces φΜ. The design choices 
of A l m and ± λ are implemented by the appropriate 
values of R a and C a in the error amplifier circuit 
of Fig. 1, as given by Eqs. (30) and (31). 
The consequence of too low a phase margin, 
whether because of proximity of either the second 
pole ω0 or the inverted zero f x to the crossover 
frequency f v c , is that both the closed-loop output 
impedance and line-to-output transfer functions 
develop a resonant peak above their midband values. 
In the extreme, of course, instability results. 
Consideration has been given here mainly to 
the effects of load resistance upon the regulator 
performance functions. However, all the 
information relevant to the current-programmed buck 
regulator of Fig. 1 is contained in the model of 
Fig. 3. A complete design should of course also 
take into account a range of line voltages V g , 
which would be accounted for in the model by a 
corresponding range of duty ratio D. 
Other choices of stabilizing ramp slope M c , 
represented through the parameter η of Eq. (3), 
could also be considered. It has already been 
mentioned in Section 2.2 that the power stage is 
"over-stabilized" in the sense that M c exceeds M 2 , 
the declining inductance current slope during the 
power switch OFF-time. The power stage is even 
more over-stabilized in another sense, related to 
the line-to-output transfer function A g . 
As seen from Fig. 3 and Eq. (20), the line-
to-output transfer function A g contains the factor 
(1-1/nD') (from the y 2i element of the y-parameter 
model of the current-programmed power stage). This 
factor is zero if nD' - 1. From Eq. (3), this 
occurs if the stabilizing ramp slope is chosen to 
be M c « M c o such that 
I D 1 I V 
M
' ° ~ 2 V M l = 2 * 2 " 2 I 
In the example regulator, this corresponds to a 
voltage stabilizing ramp amplitude V p » 0.76V, 
rather than the original value V p - 2.0V. 
Moreover, this optimum value is independent of 
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operating point for a given regulated output 
voltage. 
Almost all the numbers in the example circuit 
of Fig. 1 are the same as those used by Schoneman 
and Mitchell [7], who presented experimental 
measurements of the closed-loop output impedance 
and line-to-output transfer function to verify 
predictions made by an entirely different modelling 
approach. 
The only regulator design parameter in this 
paper chosen differently from that of Schoneman and 
Mitchell is the error amplifier midband gain A l r o -
R a/ Rb » which is here set at A l m - 2.84 with a 
required resistance R a - 270k. The value of C a 
here is different from that of Schoneman and 
Mitchell only to maintain the same value of the 
inverted zero f x - 11Hz. 
Although the regulator properties and 
transfer functions derived in this paper have not 
been directly verified experimentally by the 
author, they agree completely with the experimental 
measurements presented by Schoneman and Mitchell 
when their value A l m - 78.7/95.3 - 0.83 is 
employed. This may be taken to be adequate proof 
of the validity of the canonical model for the 
current-programmed boost power stage of Fig. 3. 
The value A l m - 0.26 implies a midband loop gain of 
only T m - 7.9, and correspondingly larger values 
R o f m - 0.56Ω and A g f m - 0.11 at a load resistance 
of 11.2Ω. 
There is actually one other difference from 
the model of Schoneman and Mitchell. In the 
circuit of Fig. 1, the resistance 0.012Ω in series 
with the 2700/iF capacitance gives a zero at ω 2 - (2 
π)5.0 kHz which has been ignored throughout this 
paper in order to eliminate the corresponding 
factor from numerous equations. It could easily be 
replaced, and would appear as a factor (l+s/a)2) in 
the numerators of the expressions for the loop gain 
and the open-loop and closed-loop output impedance 
and line-to-output transfer functions. 
Both the modelling approach employed in this 
paper and that of Schoneman and Mitchell are based 
on the state-space averaging method for switched-
mode converters [8]. This means that results at 
frequencies approaching the switching frequency f s 
= 25 kHz are not reliable. 
6. CONCLUSIONS 
Current-programming of switching power stages 
is becoming widely adopted. However, application 
of more recently presented equivalent circuit 
models has not been fully developed. This paper 
discusses the use of a particular model for the 
power stage in the analysis and design of a 
current-programmed boost regulator. 
Since current-programming introduces a minor 
feedback loop around the power stage, which is 
inside the regulator major voltage loop, a choice 
must be made at the outset as to which loop or 
combination of loops are to be adopted for analysis 
purposes. The merits of alternative choices are 
discussed in Section 1, and additional comments are 
offered in [10]. 
The approach chosen is that in which the 
current-programming minor loop is absorbed into an 
equivalent circuit (canonical model) that 
represents the properties of the current-programmed 
power stage as a whole. The benefit gained is that 
the degree to which the current-programming is 
effective can immediately be seen explicitly from 
this model, which then becomes one transfer block 
in the model of the regulator major voltage 
feedback loop. Thence, the familiar methods for 
single-loop feedback systems can be employed. The 
simplicity of this approach is of significant value 
in the method of design-oriented analysis, in which 
the analytic results (which are not "answers" in 
themselves) can be used in reverse to make design 
choices and tradeoffs. 
This procedure is pursued in the following 
sections, applied for illustration to a 150W 
current-programmed buck regulator switched at 
25kHz. 
In Section 3, the y-parameter canonical model 
for a current-programmed power stage is modified 
and simplified for specific application to the 
example buck converter, and immediately leads to 
simple factored pole-zero expressions for the 
control-to-output and line-to-output (audio 
susceptibility) transfer functions A c and A g , and 
for the power-stage output impedance Z 0 . 
These open-loop functions are used in Section 
4 to determine the regulator (single-)loop gain Τ 
and, by a simple semigraphical technique, the 
feedback factor 1+T. The feedback factor in turn 
is used to find the regulator closed-loop 
properties Z o f and A g f that correspond to the 
converter open-loop values, by Z o f - Z D/(1+T) and 
A g f / ( 1 + T ) . 
These steps represent the essence of the 
design-oriented analysis approach, in which the 
analytic results, which are to match the 
specifications, are in simple forms closely related 
to the original elements in the system. The 
significance and interpretation of the design-
oriented analysis approach as applied to the 
example regulator are discussed at some length in 
Section 5. 
A treatment similar to that given in this 
paper for a buck regulator has been presented for a 
current-programmed boost regulator in [11]. 
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